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equipment (ATE) memory, it affects the ATE memory requirements, and it is therefore referred to as
useless memory allocation (UMA). The UMA for one test vector represents the number of bits required
to make the scan chains of equal length.
The volume of test data (VTD) is an emerging concern for testing complex SOCs [2,5] since it inﬂu-
ences directly the ATE memory requirements, and hence, the cost. A recently advocated solution to the
VTD problem is test data compression. However, the approaches which compress the VTD (e.g., [6–
10]) will inherentlycompress the useless test data as well. Thismay adversely inﬂuence the compression
ratio obtained by these approaches.
The objective of this paper is to reduce the UMA by exploiting the memory management support of
the new generation ATEs. Memory management support comes with ATEs that implement “sequencing-
per-pin” [11], i.e., the capability of controlling a pin, or a group of pins, individually. The relevant
sequencing-per-pin tester’s feature is the ability to make a larger number of transfers on a group of pins
while others remain unchanged. The minimum number of pins in a group is referred to as pin-group
granularity. For example, if a sequencing-per-pin ATE has 64 pins and the pin-group granularity is 32,
then it can control separately the number of transfers on two groups of 32 pins.
While sequencing-per-pin is an expensive extension for functional testers, the recently advocated
design-for-test (DFT) testers present the same feature, however, with the advantage of reduced cost [12].
This is because, DFT testers do not need all the functional sequencing-per-pin tester’s features “behind”
each pin. In this paper, this ATE feature is referred to as reconﬁgurable memory pool (RMP) [12]. Note
that this is contrary to conventional ATEs which are capable of performing only sequencing-per-vector –
alltheATEchannelstransferdata atthesamerate. Withreference tothepreviousexample, asequencing-
per-vector ATE will transfer data on all the 64 pins. Throughout the paper “control overhead” will be
used with reference to an ATE with sequencing per vector (i.e., how many groups have to be controlled).
Hence, the greater the number of groups, the greater would be the control overhead on the ATE.
It will be shown in this paper how the UMA problem scales from multiple scan chain designs to core
wrapper designs, and how the UMA can be reduced in core-based SOCs by efﬁciently exploiting the
memory management capabilities of the new generation ATEs. In the following section the relevant
previous approaches to TAM and core wrapper design, which inﬂuence the memory requirements, are
discussed, and Section 1.2 summarizes the contributions of this paper.
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